A case for direct-mapped caches
نویسندگان
چکیده
منابع مشابه
Direct-mapped versus set-associative pipelined caches
As the tag check may be executed in a speciic pipeline stage, cache pipelining allows to reach the same processor cycle time with a set-associative cache or a direct-mapped cache. On a direct-mapped cache, the data or the instruction owing out from the cache may be used in parallel with the tag check. When using a pipelined cache, such an optimistic execution results in load and branch delays o...
متن کاملAvoiding Connict Misses Dynamically in Large Direct-mapped Caches
This paper describes a method for improving the performance of a large direct-mapped cache by reducing the number of connict misses. Our solution consists of two components: an inexpensive hardware device called a Cache Miss Lookaside (CML) buuer that detects connicts by recording and summarizing a history of cache misses, and a software policy within the operating system's virtual memory syste...
متن کاملCache modeling for real-time software: beyond direct mapped instruction caches
This paper presents a method for determining a tight bound on the worst case execution time of a program when running on a given hardware system with cache memory. Caches are used to improve the average memory performance — however, their presence complicates the worst case timing analysis. Any pessimistic predictions on cache hits/misses will result in loose estimation. In our previous researc...
متن کاملHigh-level Data-Layout Transformations for Energy Reduction in Direct Mapped Caches
In order to reduce power consumption in data dominated embedded applications, a multi-level memory hierarchy containing caches is often introduced in the implementation. The cache memory used in this hierarchy must have simple tag-comparison mechanisms and tag array overhead for reduced energy. However, such cache architecture, a direct mapped cache, potentially also causes energy overhead due ...
متن کاملReducing Conflicts in Direct-Mapped Caches with a Temporality-Based Design
Direct-mapped caches are often plagued by conflict misses because they lack the associativity to store more than one memory block in each set. However, some blocks that have no temporal locality actually cause program execution degradation by displacing blocks that do manifest temporal behavior. In this paper, we present a simple but efficient novel hardware design called the Non-Temporal Strea...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computer
سال: 1988
ISSN: 0018-9162
DOI: 10.1109/2.16187